Custom Instruction Generation for Configurable Processors with Limited Numbers of Operands
نویسندگان
چکیده
منابع مشابه
Custom Instruction Generation for Configurable
This paper presents a novel framework to generating efficient custom instructions for common configurable processors with limited numbers of I/O ports in the register files and fixed-length instruction formats, such as RISCs. Unlike previous approaches which generate a single custom instruction from each subgraph, our approach generates a sequence of multiple custom instructions from each subgr...
متن کاملAutomated Generation of Configurable Media Processors
Low-power media processors are important components in wireless multimedia cell phones, multimedia personal digital assistants, and other handheld multimedia devices. The ideal media processor implementation for these systems varies greatly based on cost, performance, and power requirements. This paper presents a design methodology for automatically generating synthesizable hardware description...
متن کاملOn instruction set generation for specialized processors
Owing to the ever-decreasing feature size of today’s semiconductor processes, the cost of a mask set has already crossed the one-million-dollar line. Given this investment, a design must be applicable for multiple purposes. This flexibility is commonly provided by programmable elements. A gradual trade-off between the flexibility of general-purpose processor cores and the performance of hard-wi...
متن کاملAutomatic Data Path Generation from C code for Custom Processors
The stringent performance constraints and short time to market of modern digital systems require automatic methods for design of high performance applicationspecific architectures. This paper presents a novel algorithm for automatic generation of custom pipelined data path for a given application from its C code. The data path optimization targets both resource utilization and performance. The ...
متن کاملTeramac-configurable custom computing
The Teramac configurable hardware system can execute synchronous logic designs of up to one million gates at rates up to l megahertz. A fully configured Teramac includes half a gigabyte of RAM and hardware support for large multiported register files. The system has been built from custom FPGA's packaged in large multichip modules (MCMs). A large custom circuit (-1,000,000 gates) may be compile...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IPSJ Transactions on System LSI Design Methodology
سال: 2010
ISSN: 1882-6687
DOI: 10.2197/ipsjtsldm.3.57